SVA: The Power of Assertions in SystemVerilog

Better examples would be niceexplaination with timing diagrams should be preferred is missing

Very good SVA primer